Recomienda este artículo a tus amigos:
SystemVerilog for Hardware Description: RTL Design and Verification Vaibbhav Taraate 2020 edition
SystemVerilog for Hardware Description: RTL Design and Verification
Vaibbhav Taraate
This book introduces the reader to FPGA based design for RTL synthesis. The book builds the story from basic fundamentals of FPGA based designs to advance RTL design and verification concepts using SystemVerilog.
252 pages, 95 Illustrations, color; 9 Illustrations, black and white; XXI, 252 p. 104 illus., 95 ill
| Medios de comunicación | Libros Hardcover Book (Libro con lomo y cubierta duros) |
| Publicado | 11 de junio de 2020 |
| ISBN13 | 9789811544040 |
| Editores | Springer Verlag, Singapore |
| Páginas | 252 |
| Dimensiones | 150 × 220 × 20 mm · 562 g |
Mas por Vaibbhav Taraate
Mostrar todoVer todo de Vaibbhav Taraate ( Ej. Paperback Book y Hardcover Book )
Los regalos de Navidad se podrán canjear hasta el 31 de enero