Recomienda este artículo a tus amigos:
Advanced HDL Synthesis and SOC Prototyping Taraate 1st ed. 2019 edition
Advanced HDL Synthesis and SOC Prototyping
Taraate
This book describes RTL design using Verilog, synthesis and timing closure for System On Chip (SOC) design blocks. It covers the complex RTL design scenarios and challenges for SOC designs and provides practical information on performance improvements in SOC, as well as Application Specific Integrated Circuit (ASIC) designs.
795 pages, 80 Illustrations, color; 60 Illustrations, black and white; V, 795 p. 140 illus., 80 illu
| Medios de comunicación | Libros Book |
| Publicado | 18 de enero de 2019 |
| ISBN13 | 9789811087752 |
| Editores | Springer Verlag, Singapore |
| Páginas | 307 |
| Dimensiones | 150 × 220 × 20 mm · 639 g |
Los regalos de Navidad se podrán canjear hasta el 31 de enero