Recomienda este artículo a tus amigos:
Logic Synthesis and SOC Prototyping: RTL Design using VHDL Vaibbhav Taraate 2020 edition
Logic Synthesis and SOC Prototyping: RTL Design using VHDL
Vaibbhav Taraate
This book describes RTL design, synthesis, and timing closure strategies for SOC blocks. It covers high-level RTL design scenarios and challenges for SOC design. The book covers the Synopsys DC, PT commands, and use of them to constraint and to optimize SOC design.
251 pages, XIX, 251 p.
| Medios de comunicación | Libros Paperback Book (Libro con tapa blanda y lomo encolado) |
| Publicado | 30 de enero de 2021 |
| ISBN13 | 9789811513169 |
| Editores | Springer Verlag, Singapore |
| Páginas | 251 |
| Dimensiones | 150 × 220 × 10 mm · 500 g |
Mas por Vaibbhav Taraate
Mostrar todoVer todo de Vaibbhav Taraate ( Ej. Paperback Book y Hardcover Book )
Los regalos de Navidad se podrán canjear hasta el 31 de enero